RM48L952: SafeTi diagnostic testing issues

Monish27

Part Number: RM48L952

Hi Ti,

A. Whether for the following tests, the nError trigger will occur. Because when we tested the below diagnostics, we observed nError trigger.

SL_SelfTest_Flash - FLASH_ECC_ADDR_TAG_REG_MODE
SL_SelfTest_Flash - FLASH_ECC_TEST_MODE_2BIT
SL_SelfTest_Flash - FLASH_ADDRESS_ECC_SELF_TEST
SL_SelfTest_SRAM - SRAM_ECC_ERROR_FORCING_2BIT
SL_SelfTest_SRAM - SRAM_RADECODE_DIAGNOSTICS
SL_SelfTest_VIM - VIM_SOFTWARE_TEST);

B. Also after the DCAN - Parity test using SL_SelfTest_CAN(CAN_SRAM_PARITY_TEST, SL_DCAN1), we tested the CAN interface functionality. We observed ESM Group 1 and Channel 21 callback error occurs continuously. Is there any way to solve this problem?

C. For ADC input pin testing using function SL_SelfTest_ADC(ADC_SELFTEST_ALL, 0U, &adc_config, &pinStatus), we observed ADC_CH0 failure. What is the cause of the failure?

Regards,

Monish P

over 4 years ago

0 QJ Wang over 4 years ago

TI__Guru**** 199346 points

Hi Monish,

#1.

SL_SelfTest_Flash - FLASH_ECC_ADDR_TAG_REG_MODE ESM 3.7
SL_SelfTest_Flash - FLASH_ECC_TEST_MODE_2BIT ESM 3.7
SL_SelfTest_Flash - FLASH_ADDRESS_ECC_SELF_TEST ESM 3.7
SL_SelfTest_SRAM - SRAM_ECC_ERROR_FORCING_2BIT ESM 3.7
SL_SelfTest_SRAM - SRAM_RADECODE_DIAGNOSTICS ESM 2.6, 2.8
SL_SelfTest_VIM - VIM_SOFTWARE_TEST ESM 2.x

Those tests will assert nERROR, and generates data abort.

#2. SL_SelfTest_CAN(CAN_SRAM_PARITY_TEST, SL_DCAN1) will set ESM 1.21, but the error flag is cleared in the same function.

#3. What is the pin status of ADCIN0 pin?

Please refer to this thread for ADC selftest issue.

https://e2e.ti.com/support/microcontrollers/arm-based-microcontrollers-group/arm-based-microcontrollers/f/arm-based-microcontrollers-forum/599471/rm48l952-safeti-adc-self-test/2217610?tisearch=e2e-sitesearch&keymatch=ADC_PIN_UNDETERMINED#2217610

0 Monish27 over 4 years ago in reply to QJ Wang

Intellectual 636 points

Hi Wang,

1. Since nError trigger is the expected behavior for these tests. The application can avoid the action to be taken during these tests when nError triggers. Is my understanding correct?

2. Any idea on why ESM error occurs for this test? The error occurs after we try to transmit the data through CAN1 channel.

0 QJ Wang over 4 years ago in reply to Monish27

TI__Guru**** 199346 points

Monish27 said:
1. Since nError trigger is the expected behavior for these tests. The application can avoid the action to be taken during these tests when nError triggers. Is my understanding correct?

Yes, you are correct.

Monish27 said:
2. Any idea on why ESM error occurs for this test? The error occurs after we try to transmit the data through CAN1 channel.

The injected parity error is message RAM is not corrected after test. How about initialize the message RAM after the parity test?

Arm-based microcontrollers

Arm-based microcontrollers forum

RM48L952: SafeTi diagnostic testing issues