AM2432: eFuse

Mari Tsunoda

Part Number: AM2432

Hi Team,

My customer has a question regarding Table 6-114. R5FSS0 Special Features in the TRM.

Here in the table, it says that this defaults to a value defined by eFuse. Is this dual or single-core mode feature set by TI?

Is setting eFuse needed by the customer? They don't have any OTPs in their system so they want to avoid using eFuse.

Any reference material for this would also be appreciated, if any.

Best regards,

Mari

over 3 years ago

+1 Anita Pratti over 3 years ago

TI__Intellectual 2695 points

Hi Mari,

These would be set by TI and the customer does not need to do anything related to efuse on their side.

Regards,

Anita

0 Mari Tsunoda over 3 years ago in reply to Anita Pratti

TI__Expert 5726 points

Hi Anita,

Thank you for your reply! Will mark this thread as resolved.

Best regards,

Mari

0 Prasad Jondhale over 3 years ago in reply to Mari Tsunoda

TI__Mastermind 27743 points

Hi Mari,

I also want to add to what Anita mentioned about the dual or single core mode being SW configurable via CTRL MMR register.

Basically, TI configures EFUSE for the default config (dual core mode) and customers if wishes, can change it to lock-step via control registers in SBL.

Regards,

Prasad

0 Mari Tsunoda over 3 years ago in reply to Prasad Jondhale

TI__Expert 5726 points

Hi Prasad,

Thank you for the additional information! Will let my customer know about this as well.

Best regards,

Mari

Arm-based microcontrollers

Arm-based microcontrollers forum

AM2432: eFuse