• State Resolved
  • Locked Locked
  • Replies 1 reply
  • Subscribers 30 subscribers
  • Views 177 views
  • Users 0 members are here
Support feedback
Options
Options
Related

This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

Original question:

TMS570LC4357: FLA12: How to execute diagnostic

TMS570LC4357: FLA12: How to test Part A and B

Max Wittekind
Expert 1875 points
Part Number: TMS570LC4357

Hi experts,

In my prvious Question I described the way I think the Flash Paritys can be tested. What I still do not understand is how I can choose to Test Port or Port B.

e2e.ti.com/.../tms570lc4357-fla12-how-to-execute-diagnostic

(Q1) How to select Port A or Port B for Parity testing?

(Q2) Which Error bit gets set in FEDAC_PxSTATUS for command Parity Error?

Thank you and best regards,
Max

  • 0
    TI__Guru**** 196306 points
    Max Wittekind said:
    (Q1) How to select Port A or Port B for Parity testing?

    You can use DIAG_BUF_ SEL (FDIAGCTRL register) to select the buffer (Port A or Port B). 

    DIAG_BUF_ SEL = 0 --> PORT A

    DIAG_BUF_ SEL = 4 --> PORT B for idle parity checker

    Max Wittekind said:
    (Q2) Which Error bit gets set in FEDAC_PxSTATUS for command Parity Error?

     Bit 10 will be set for command parity error and internal address parity. Bit 17 is set for idle parity.