This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

RM57L843: Question about the dual-core lockstep function of RM57Lx

Part Number: RM57L843

Hi,

How to enable the dual-core lockstep function of RM57Lx series MCU? If this function detects an error, how can it be fed back to me?

Any guidance would be much appreciated. 

  • Hi Jian,

    The lockstep is the mode of operation of the dual ARM Cortex-R5F CPUs. The device has one module called CCM-R5F. During CPU lockstep mode, the outputs of the two CPUs are compared on each CPU clock cycle by this module. Any miscompare is flagged as an error of the highest severity level. The outputs of the two VIMs in lockstep are also compared on each cycle by this module.

    The lockstep is the operation mode by default. 

  • Hi Wang,

    Is that mean the lockstep is automatically turned on by default, and we do not need to do other operations. When it detects the error of miscomparison, will it send the error to the nERROR pin via ESM?

  • Yes, your understanding is correct.