• State
  • Locked Locked
  • Replies 8 replies
  • Subscribers 30 subscribers
  • Views 496 views
  • Users 0 members are here
Support feedback
Options
Options
Related

This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

TMDX570LC43HDK: TMS 570 MIBSPI slave not receiving data

Sree P
Prodigy 70 points
Part Number: TMDX570LC43HDK
Other Parts Discussed in Thread: HALCOGEN

Hey TI team,

I'm trying to send data and receive data from different MIBSPI port on the same development kit. In this case I have MIBSPI 5 configured as master and MIBSPI1 configured as slave and I see data connecting a logic analyzer to the lines so I know that I am able to see data on the bus but the slave end does not seem to receive any data. Can you please point me to what I might be doing wrong here. I've added the project for your reference. Thanks !

i2s.zip

  • 0
    Prodigy 70 points

    FYI, I've tried this with analog,digital and no loopback as well.

  • 0
    Prodigy 70 points

    I've figured out this issue was due to tgctrl register not being enabled. I have a follow-up question regarding how the data would look for example i have mibspi5 configured as slave and I have the following data coming in on the mentioned lines. I have it configured in MIBSPIP mode with 2 data lines using the pmode function in mibspi.c and running at around 6.25Mhz clk rate  -

    I have 
    SIMO 0 - 0x00 0x05 0x00 0x05 0x00 0x05 0x00 0x05

    SIMO 1 - 0xFF 0xFF 0xFF 0xFF 0x00 0x00 0x00 0x00 

    I'm seeing data in my recv arr as follows - 

    recv unsigned short[16] 

    [0] unsigned short 0xFF00 (Hex) 0x08000FB8
    [1] unsigned short 0xFF00 (Hex) 0x08000FBA
    [2] unsigned short 0xFF00 (Hex) 0x08000FBC
    [3] unsigned short 0xFF05 (Hex) 0x08000FBE
    [4] unsigned short 0xFF00 (Hex) 0x08000FC0
    [5] unsigned short 0xFF00 (Hex) 0x08000FC2
    [6] unsigned short 0xFF00 (Hex) 0x08000FC4
    [7] unsigned short 0xFE05 (Hex) 0x08000FC6
    [8] unsigned short 0x0000 (Hex) 0x08000FC8
    [9] unsigned short 0x0000 (Hex) 0x08000FCA
    [10] unsigned short 0x0000 (Hex) 0x08000FCC
    [11] unsigned short 0x0005 (Hex) 0x08000FCE
    [12] unsigned short 0x0000 (Hex) 0x08000FD0
    [13] unsigned short 0x0000 (Hex) 0x08000FD2
    [14] unsigned short 0x0000 (Hex) 0x08000FD4
    [15] unsigned short 0x0105 (Hex) 0x08000FD6

  • 0
    TI__Guru**** 196556 points
    Sree P said:
    bus but the slave end does not seem to receive any data

    Have you make MibSPI no-parallel mode work?

    The MibSPI does support lookback mode. The HALCOGen has an example of using MibSPI:

  • 0 in reply to QJ Wang
    Prodigy 70 points

     I have the loopback disabled as of now and the tgctrl enabling the transfer group i wan to use in slave. Yes , I was able to successfully run mibspi no parallel mode from MIBSPI 1 to MIBSPI 5 and also from an external mode. I would like to understand how the data is being received in parallel 2 line mode. 

    As mentioned above I see some data shifted for some reason.

  • 0 in reply to QJ Wang
    Prodigy 70 points

    I also have a different set of information with the data being send as seen on a logic analyzer on parallel lines as follows. 

    and the data I receive is -

    recv unsigned int[8] [0x00000000,0x00000A05,0x00000000,0x00000A05,0x00000000...] (Hex) 0x08000FB8
    [0] unsigned int 0x00000000 (Hex) 0x08000FB8
    [1] unsigned int 0x00000A05 (Hex) 0x08000FBC
    [2] unsigned int 0x00000000 (Hex) 0x08000FC0
    [3] unsigned int 0x00000A05 (Hex) 0x08000FC4
    [4] unsigned int 0x00000000 (Hex) 0x08000FC8
    [5] unsigned int 0x00000A05 (Hex) 0x08000FCC
    [6] unsigned int 0x00000000 (Hex) 0x08000FD0
    [7] unsigned int 0x00000A05 (Hex) 0x08000FD4

  • 0 in reply to QJ Wang
    TI__Guru**** 196556 points

    For MibSPI parallel mode, please refer to this appnot which contains a working example project:

    https://www.ti.com/lit/an/spna231/spna231.pdf?ts=1652388640664&ref_url=https%253A%252F%252Fwww.google.com%252F

  • 0 in reply to QJ Wang
    Prodigy 70 points

    Hey QJ, Thanks for the reference. Is there a way we can configure the MIBSPIP to work in a half duplex mode ? This is so that we can get more data since we are only using the SIMO lines and are not using SOMI lines. Since the SPI shift register is 16 bit, in a 2 data line mode we are splitting the shift register into the 4 parts. So can we use half duplex mode so that we can only split the register into 2 parts instead ?

  • 0 in reply to Sree P
    TI__Guru**** 196556 points
    Sree P said:
    Is there a way we can configure the MIBSPIP to work in a half duplex mode ?

    No

    SOMI and SIMO use different shift registers: RX shift register and TX shift register.