This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

TMS570LS1114: some peoblem of Sram ECC

Part Number: TMS570LS1114

hi,The SRAM ECC diagnosis provided by the diagnostic library is to modify the ECC check code to generate ECC faults. If I do not modify the ECC check code and modify the SRAM memory data, I turn off the RSM ECC enable, _coreDisableRamEcc_(), and then turn on the ECC enable after the data is modified. _coreEnableRamEcc_(), and then read data, ECC failure is generated, but the actual test does not produce ECC failure, what is the cause, is it correct to produce ECC?

Thanks a lot.

  • Hi Xiaohong,

    The SECDED has no capability to reliably detect any errors which are 3-bit or higher. Therefore, if you have a > 2-bit (for example 3-bit) error then the SECDEC may detect it as a single bit error, a double bit error or even no error at all. The SECDED has limitation to detect up to 2 bits only and nothing more.