• State Resolved
  • Locked Locked
  • Replies 2 replies
  • Subscribers 31 subscribers
  • Views 356 views
  • Users 0 members are here
Support feedback
Options
Options
Related

This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

Does the AM2434 M4F core support cache?

太 岡崎
Prodigy 210 points
Other Parts Discussed in Thread: AM2434

Dear Sir


I have a question about the AM2434 M4F core.
Is the cache installed in the M4F core?
I checked the TRM of AM243x but couldn't confirm it.

Best regards

  • +1
    TI__Guru 55045 points

    Dear Sir,

    According to datasheet, AM243x has:

    1× Single-core Arm® Cortex®-M4F MCU at up to 400 MHz – 256KB SRAM with SECDED ECC. There is no DCache or ICache for M4F core.

    Best regards,

    Ming

  • 0 in reply to Ming Wei
    TI__Mastermind 22953 points

    Some additional details here here, some of which may need to carry forward to the Datasheet.

    There is no dedicated cache memory, however the M4FSS has total of 256KB of SRAM divided into the following 2 memory banks:

    • 192 KB of SRAM (I-Code)
    • 64 KB of SRAM (D-Code)

    I-RAM memory is intended mainly for Cortex-M4F’s I-code; and D-RAM for Cortex-M4F’s Data. Cortex-M4F allows concurrent fetch for I-code and D-code via dedicated bus.

    The M4F supports unified memory for all banks (I-RAM and D-RAM), which means I-code and Data (D-code) can be placed in any bank. In order to get optimal performance, it is highly recommend that I-code be placed in I-RAM and Data be placed in D-RAM; this allows Cortex-M4F to parallel fetch I-code and Data from two different physical banks using two independent I-bus and data-bus. For instance the D-RAM can be used to store I-code in case I-code is spanning over 192KB I-RAM. Memory is organized in 32-bits words. Data fetch is given higher priority over I-Code fetch to avoid locking Cortex-M4F. In order to meet Safety goals, both memory banks are protected using SECDED ECC.