This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

TM4C129XNCZAD: May I control the minimum Pulse Width of a level-sensitive Interrupt?

Part Number: TM4C129XNCZAD

We use the USB interface to connect to PC.
When we send it to ESD test,the VBUS signal is influenced by ESD.
So the connection is not stable.

May I control the minimum Pulse Width of a level-sensitive Interrupt to elimiate the effecr of ESD?
I need 10ms or more I guess.



  • Hi,

    May I control the minimum Pulse Width of a level-sensitive Interrupt to elimiate the effecr of ESD?

     Can you elaborate how the VBUS signal is influenced and what is the consequence of it from the USB module perspective. All interrupts are edge triggered. Not sure why you mention level-sensitive interrupt. 

      Did you have a chance to review the TM4C129 system design guideline? If not, please go through the document concerning the board design for USB. 

    www.ti.com/.../spma056