TMS570LC4357: "Error Trapping" diagnostics; MEM1, PER1, P1T1, P2T1, P3T1 & IOM3 and "Bus Error".

Andrew Harrington

Part Number: TMS570LC4357

Hello,

In the Safety Manual for TMS570LC4x Hercules ARM Safety MCUs (SPNU540A) there are a number of "Error Trapping" diagnostics: MEM1, PER1, P1T1, P2T1, P3T1 and IOM3.
The Action on Detected Fault for each of these is "Bus Error".
What exactly is a "Bus Error" and how does the software detect it?

The https://e2e.ti.com/support/microcontrollers/arm-based-microcontrollers-group/arm-based-microcontrollers/f/arm-based-microcontrollers-forum/1085132/tms570lc4357-iom3-esm-error-on-write-error-always-enabled/4016667?tisearch=e2e-sitesearch&keymatch=TMS570LC4357%2525201.37#4016667 seems to associate IOM3 with 1.37.
Is this correct?
Since, the datasheet for the TMS570LC4357 Hercules (SPNS195C) states the Error Response for 1.37 is ESM but not Bus Error.

Are any of the other Error Trapping diagnostics (MEM1, PER1, P1T1, P2T1 and P3T1) associated with an ESM group and channel?

Thank you.

over 2 years ago

0 QJ Wang over 2 years ago

TI__Guru**** 197186 points

Hi Andrew,

The bus error generated by IOMM configuration is also associated to ESM. But bus errors generated by MEM1/PxT1 (illegal address, timeout) are not reported to ESM module.

0 Andrew Harrington over 2 years ago in reply to QJ Wang

Intellectual 445 points

Hi QJ,

Thank you for your reply.

If the bus errors generated by MEM1, PER1, P1T1, P2T1 and P3T1 are not reported to the ESM module, then how does the software detect those bus errors?

Thank you,

Andrew

0 QJ Wang over 2 years ago in reply to Andrew Harrington

TI__Guru**** 197186 points

Hi Andrew,

I will check how to detect those bus error.

0 QJ Wang over 2 years ago in reply to QJ Wang

TI__Guru**** 197186 points

Hi Andrew,

I am sorry I could not find a good way to detect those errors. Do you have any ideas?

0 Andrew Harrington over 2 years ago in reply to QJ Wang

Intellectual 445 points

Hi QJ,

Thank you for your reply.

I found the following thread which discusses some of the same issues.
e2e.ti.com/.../tms570lc4357-error-trapping-in-l2-memory-interconnect-subsystem-safety-manual

MEM1 appears to be an abort.
PER1 is ESM 1.91, at least under some circumstances.

I don't think that this issue can be taken any further so, I will close this thread.

Regards.

Arm-based microcontrollers

Arm-based microcontrollers forum

TMS570LC4357: "Error Trapping" diagnostics; MEM1, PER1, P1T1, P2T1, P3T1 & IOM3 and "Bus Error".