• State Resolved
  • Locked Locked
  • Replies 4 replies
  • Subscribers 30 subscribers
  • Views 441 views
  • Users 0 members are here
Support feedback
Options
Options
Similar topics

This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

AM2634-Q1: EPWM module clock?

Sung-IL
Mastermind 30190 points
Part Number: AM2634-Q1

Dear Champs,

Could you please let me know where I can find the clock tree for ePWM module?

I found 200Mhz SYS_CLK used for ePWM instance from below e2e, but I could not find it in TRM.

https://e2e.ti.com/support/microcontrollers/arm-based-microcontrollers-group/arm-based-microcontrollers---internal/f/arm-based-microcontrollers---internal-forum/1084819/how-to-enable-am263x-hrpwm-s-clock?tisearch=e2e-sitesearch&keymatch=am263x%20AND%20epwm%20AND%20clock# 

Also note that the CONTROLSS uses a shared 200MHz SYS_CLK for each EPWM instance.

When I checked 6.4.1 Overview and 6.4.3.4 Clock Selection, I found DPLL_CORE_HSDIV0_CLKOUT2 was used for ControlSS PLL_CLK, but could not find how this 400Mhz can be 200Mhz SYS_CLK.

Could you please clarify this which clock was used for ePWM module and how it can be 200Mhz?

Is this DPLL_CORE_HSDIV0_CLKOUT2 divided by 'CONTROLSS_PLL_CLK_DIV_VAL' in ControlSS?

Thanks and Best Regards,

SI.

  • +1
    TI__Mastermind 20542 points

    Hello,

    The CONTROLSS_PLL_CLK is only used to feed 400 MHz to the FSI modules Raw PLL Clock input. All other CONTROLSS peripherals (including EPWM) operate on the 200 MHz SYS_CLK. The CONTROLSS_PLL_CLK (sourced from DPLL_CORE_HSDIV0_CLKOUT2) can be divided using the CONTROLSS_PLL_CLK_DIV_VAL but will only affect the FSI Raw PLL clock frequency.

    Best Regards,

    Zackary Fleenor

  • 0 in reply to Fleenor
    TI__Mastermind 30190 points

    Hello,

    Thanks for the clarification. Where can I find it in TRM or datasheet?

    My customer wants to check clock specification of each blocks in control module.

    How about ADC clock? Do you mean ADC clock can be 200Mhz?

    My customer is looking for the data like C2000 device in below.

    Thanks and Best Regards,

    SI.

  • +1 in reply to Sung-IL
    TI__Mastermind 20542 points

    The AM263x CONTROLSS ADC clock is limited to 50 MHz similar to C2000. We have filed the SITARAAPPS-3014 ticket to track the required collateral update in DS/TRM.

    Best Regards,

    Zackary Fleenor

  • 0
    TI__Mastermind 20542 points

    Hello Sung-IL,

    Were your questions addressed by prior responses? Can this issue be closed?

    Best Regards,

    Zackary Fleenor