• State Resolved
  • Locked Locked
  • Replies 1 reply
  • Subscribers 32 subscribers
  • Views 205 views
  • Users 0 members are here
Support feedback
Options
Options
Related

This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

am273x mipi rate setting

Keynes
Prodigy 55 points


expert，

    I am using the AM273x EVM development kit platform for radar mipi data receiving experiments（mmwave_mcuplus_sdk_04_02_00_03）。Our radar CSI2 uses 4 data lanes and 1 clock lane. The data transmission rate is 150Mbps, so the clock lane should be set to 75Mhz。We use syscfg to configure the am273 CSI2 driver。But syscfg prompts that CLK 75M cannot be set. As shown below

Set DPHY Clock in Hz This parameter is not allowed at 750MHz。DPHY Clock should be half of the mipi data rate, I require a data rate of 150Mbps, how to deal with this parameter。I tested that the DPHY Clock is set to 300MHz to receive data, but this violates the principle that the DPHY Clock should be half of the data rate.

Looking forward to your reply

  • +1
    TI__Mastermind 37575 points

    Hello Keynes,

    To change make this modification, you can open the file: C:\ti\mmwave_mcuplus_sdk_04_02_00_03\mcu_plus_sdk_am273x_08_02_00_26\source\drivers\.meta\csirx\v0\csirx_v0_dphy.syscfg.js

    Then in line 27:

     

    you can change the value to 

    common.validate.checkNumberRange(inst, report, "ddrClockInHz", 75*1000000, 1000*1000000, "dec");
    This should resolve the issue.

    Regards,
    Saswat Kumar