• State Resolved
  • Locked Locked
  • Replies 3 replies
  • Subscribers 29 subscribers
  • Views 464 views
  • Users 0 members are here
Support feedback
Options
Options
Related

This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

How to initialize MibSPIP RAM?

Pashan
Intellectual 715 points

Hello,

I see that MibSPIP has nRESET and BUFINITACTIVE bits related to MibSPIP RAM Auto-initialization.

Also, I see the following section in TRM:

1.5.1 Memory Module Hardware Initialization Features

 

 

 

I am assuming when I use SECTION 1.5.1 defined method for MibSPIP, then I must keep nRESET bit as ZERO. Otherwise there will be clash between different Bus Masters.

Any detailed explanation will be helpful.

Thank you.

Regards

Pashan

 

Question is which one takes Priority?

 

 

  • 0
    TI__Mastermind 30845 points

    Pashan,

    The MibSPI RAM is a bit different than the other RAMs / RAM init.

    As you correctly pointed out getting MibSPI out of reset and enabling buffered mode kicks of RAM Init. This is independent of the RAM init that can be done via the System module.

    So in other words, doing RAM init via the System module for the MibSPI RAM is redundant. For this it does not matter whether MibSPI is in reset or not.

    Regards,

    Abhishek

     

  • 0 in reply to A Arora
    Intellectual 715 points

    Hello Abhishek,

    Does the nRESET bit toggle and MIBSPIE Enable will initialize the PARITY Area of MibSPI RAM?

    or,

    Only System Module based Initialization will only initialize the Parity Area of MibSPI RAM?

    Thank you.

    Regards

    Pashan

  • 0 in reply to Pashan
    TI__Mastermind 30845 points

    Pashan,

    The nReset bit is independent of RAM initialization, so it should not toggle because of memory initialization.

    Initializing RAM through MibSPI or through the system module should have the same effect on the parity area of the MibSPI RAM.

    Regards,

    Abhishek