• State Resolved
  • Locked Locked
  • Replies 2 replies
  • Subscribers 32 subscribers
  • Views 464 views
  • Users 0 members are here
Support feedback
Options
Options
Related

This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

MCU-PLUS-SDK-AM263X: Discrepancy between Hardware User's Guide and schematic

Adrian Unkeles
Prodigy 30 points
Part Number: MCU-PLUS-SDK-AM263X


Hi,

Two issues to discuss:

1)

In section 4.17 (page 37) of the Hardware User's Guide (https://www.ti.com/lit/ug/spruj09c/spruj09c.pdf?ts=1676648505407: revised February 2023) I see that ADC2 inputs 2 through 5 are tied to GND through resistors. I also see that ADC4 inputs 2 and 3 are broken out to the HSEC connector.

This directly contradicts what I see in the PROC110E2 schematic.

On sheet 15 of the AM263x CC schematic (found in PROC110E2 design files folder at https://www.ti.com/lit/zip/sprcak1 : revised March 2022) I see that ADC2 inputs 2 and 3 are broken out to the HSEC connector. Only ADC2 inputs 4 and 5 are tied to GND through resistors. I also see that ADC4 inputs 2 and 3 are tied to GND through resistors, not broken out to the HSEC connector.

Which source (Hardware User Guide or PROC110E2 schematic) is correct?

2)

I see a possible error in the Hardware User Guide on page 38:

ADC2 mux selects ADC4 channels? Please confirm what is actually happening here.

Regards,

-Adrian

  • 0
    TI__Mastermind 24613 points

    Hey Adrian,

    We have received your query and are looking into the issue now. Thank you for your patience as we review.

    Best Regards,

    Zackary Fleenor

  • +1 in reply to Fleenor
    TI__Expert 7255 points

    Hello Adrian, 

    Are you using an E1 or E2 revision of the Control Card?

    Figure 4-26 is a block diagram from the E1 implementation of the AM263x Control Card. The E2 schematic that you have screenshotted and Figure 4-26 are both correct but only for their respective revisions. For additional details, refer to appendix A: E2 Design changes where number 8 (Changed HSEC ADC Connections) discusses the changes from E1 to E2 for ADC Inputs. 

    ADC2_MUX_SEL is the Select line for different signal routing to the HSEC Connector. ADC2, in this instance, refers to the second mux select line rather than the second instance of ADC. 

    Regards,

    Erik