This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

AM2732: Question on QSPI flash support

Part Number: AM2732
Other Parts Discussed in Thread: UNIFLASH

Hi,

Would you pls help on below questions about QSPI flash support on AM2732?

1. Is QE bit set MUST for the qspi flash? If not, will the ROM code set the QE bit? If yes, does the ROM default QE register is at bit 6 of Status Register 1? 

2. Would you pls kindly advise the detail flow of the boot from QSPI? Such as send SFDP command first, etc.

Thanks,

Chris

  • Hi ,

    There is flash selection guide for AM263x which will be true for AM273x as well - https://www.ti.com/lit/an/sprad50/sprad50.pdf

    1. Is QE bit set MUST for the qspi flash? If not, will the ROM code set the QE bit? If yes, does the ROM default QE register is at bit 6 of Status Register 1? 

    ROM does not set the QE bit in the device. While writing into the flash the QE bit is set by the Flasher Application. ROM  (in 1s-1s-4s) assumes that the QE bit is already set.

    2. Would you pls kindly advise the detail flow of the boot from QSPI? Such as send SFDP command first, etc.

    The RBL flow is documented in the section of the TRM (for AM263x) for (4s) mode. If you need any more information do let me know.

    5.4.1.1.1 QSPI (4S) Bootloader Operation

    As a corrective action, I will raise a ticket to fix the documentation.

    Best Regards,
    Aakash

  • Aakash,

    Thanks for your info! It is helpful!

    While writing into the flash the QE bit is set by the Flasher Application.

    I checked the uniflash code and didn't find QE bit set operation. So the uniflash doesn't set QE bit by default, right? Pls correct me if I miss anything.

    Best Regards,

    Chris

  • Hi ,

    Uniflash flow -
    Flash_norQspiOpen -> Flash_norQspiSetProtocol -> Flash_norQspiSetQeBit
     
    This is also required to be set only once. It does the setting of QE bit based on the SYSCFG settings. You need to enable the same.
    For RBL, the D2 and D3 lines of flash should also be pulled up. Either the flash part already has a internal pull up or the board must have a pull up
    Hope it helps.
    Best Regards,
    Aakash