Rtu core is writing in ddr, r5f0_0 core is doing some shifting operation. but it is not getting reflected when i view it from r5f0_1 core(i am able to see the same data which is written by rtu), i tried even using volatile keyword while accessing data using r5f0_1
