• State Resolved
  • Locked Locked
  • Replies 4 replies
  • Subscribers 31 subscribers
  • Views 388 views
  • Users 0 members are here
Support feedback
Options
Options
Related

This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

AM2434: AM2434BSDGHIALVR

Melbin Manuel
Prodigy 60 points
Part Number: AM2434

Hi,

I am planning to use AM2434BSDGHIALVR for my new project.

Kindly help me resolve the below queries.

  1. Is it possible to reduce the power consumption up to a level of 0.5W with two 1G ethernet active?
  2. We need to use two 1G ethernet with PROFINET. What are the major things we need to take care in Hardware/Firmware?
  3. What should be the minimum MCU  clock frequency to achieve the proper 1G ethernet communication
  4. Will there heat sink required for AM2434BSDGHIALVR when the active peripherals are only
    1) Two RGMII with profinet
    2) DDR4
    3) Boot Flash

Thanks in advance

Melbin

  • 0
    TI__Mastermind 44734 points

    Hi Melbin, 

    Melbin Manuel said:
    We need to use two 1G ethernet with PROFINET. What are the major things we need to take care in Hardware/Firmware?

    Can you please clarify what exact info do you need? We have an enet_layer2_Icssg example which shows gigabit layer2 Ethernet example. As profinet with 1G is not available, we do not have this info present yet.

    Zack can you please help with other questions?

  • 0 in reply to Nilabh Anand
    TI__Mastermind 22953 points

    Hello Melbin,

    I would recommend reviewing the AM243x Power Estimation Tool and applying your expected use-case details for an evaluation of expected power consumption.

    PET App Note - https://www.ti.com/lit/pdf/spracw6

    PET XLSX Tool - https://www.ti.com/lit/zip/SPRM779

    As Nilabh mentioned, 1G Profinet is not available yet, but I would expect ~70-80% ICSSG utilization from this use case.

    The device has a hard requirement of 25 MHz clock source for XTAL input. The ICSSG core can operate on 200/225/250/333MHz clock, while the R5FSS cores can operate at 800 MHz or 400 MHz. Since the ICSSG will handle most of the interface compute, it may be possible to operate R5FSS at lower speed to save power.

    The 0.5W power number will be very hard to meet, even with additional optimizations. Some options include lowering the operating frequencies of your DDR and OSPI components, code optimization to utilize the R5FSS as little as possible, leaving it in WFI (low-power consumption) mode, and ICSSG optimization to lower IO utilization percentages.

    Play around with the Power Estimation Tool for a little bit and let us know if you have further questions. Thank you.

    Best Regards,

    Zackary Fleenor

  • 0 in reply to Fleenor
    Prodigy 60 points

    Hi Zack, Thanks for the support. I have another question regarding the power estimation. 

    From the Launch Pad AM243, the MCU AM243 is connected with the Ethernet PHY DP83869HMRGZT.Sinse the VDDIO power of both phy and MCU are connected to 3.3V, the estimated total power consumption by both the parts are near to 1.8W. 

    • Is it possible to reduce the power consumption of the devices by connecting the VDDIO pin to 1.8V?
    • Is there any chance of issue in getting a 1G ethernet communication with the VDDIO pins of PHY and MCU connected to 1.8V?

    Thanks

    Melbin

  • +1 in reply to Melbin Manuel
    TI__Mastermind 22953 points

    Hello Melbin,

    Reducing the operating voltage to 1.8V will certainly contribute to lower power consumption. However, please keep in mind that TI has never tested this configuration. Note that there are multiple device power domains (VDDSHV*) operating on the current 3.3V VDDIO rail. Extra care will need to be taken to ensure that no other VDDSHV power domains are affected by these changes. Depending on your system, the 3.3V VDDIO rail will still be required but can be implemented to consume less power without the need to drive original ethernet signal voltage buffers.

    We would not expect any issues as long as the Ethernet PHY supports 1.8V VDDIO operation. The power required to swing 1.8V signals rail to rail will be less than that needed to swing 3.3V signals rail to rail.

    Best Regards,

    Zackary Fleenor