• State TI Thinks Resolved
  • Locked Locked
  • Replies 1 reply
  • Answers 1 answer
  • Subscribers 30 subscribers
  • Views 305 views
  • Users 0 members are here
Support feedback
Options
Options
Related

This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

AM2634: Inquiry about behavior of interrupts in Multicore systems

Kerollos Gamal
Prodigy 10 points
Part Number: AM2634


Is there anyway to configure a specific interrupt for ex: (LIN interrupt) to interrupt a specific core, because I can see in the datasheet that every core has a separate Vim table, but with the same source numbers for the same interrupt.

for example Interrupt with source number (16)  is connected to  "R5FSSX_COREX_INTR_LIN0_INTR_0" in all cores , So does this mean that if LIN triggers an interrupt then it will interrupt all the cores ?

Because as per my understanding that every Interrupt source is mapped to only one address register. 

  • 0
    TI__Mastermind 26145 points

    Hi ,

    Kerollos Gamal said:
    Is there anyway to configure a specific interrupt for ex: (LIN interrupt) to interrupt a specific core, because I can see in the datasheet that every core has a separate Vim table, but with the same source numbers for the same interrupt.

    If you configure the VIM via R5SS0_CORE0, it will be configured for R5SS0_CORE0 and the interrupt will be routed to that CPU only.

    Kerollos Gamal said:
    for example Interrupt with source number (16)  is connected to  "R5FSSX_COREX_INTR_LIN0_INTR_0" in all cores , So does this mean that if LIN triggers an interrupt then it will interrupt all the cores ?

    To pass the same interrupt to all CPUs, you need to configure VIM for the same interrupt by each and every CPU individually for the interrupt to be able to passed to all the CPUs.
    Although clearing the interrupt source should be handled gracefully as the source can be cleared only once and the VIM acknowledgement needs to be sent via core multiple times.

    Hope it helps.

    Best Regards,
    Aakash