• State
  • Locked Locked
  • Replies 1 reply
  • Subscribers 30 subscribers
  • Views 211 views
  • Users 0 members are here
Support feedback
Options
Options
Related

This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

AM335x SPI Interface delay

Juergen Trescher
Prodigy 10 points
Other Parts Discussed in Thread: AM3359

In my case the sitara (AM3359) processor is used as an SPI master an gets data from a SPI slave inerface.

In this data line we have differential RS485 driver and also digital isolators, which means that the date from the slave comes back with a delay.

Now I search a possibility to adjust on sitara side a delay for the read back line (MISO).

  • 0
    TI__Guru**** 190289 points

    Hello Juergen Trescher

    Thank you for the query.

    Could you please write a block diagram and provide some additional inputs regarding the clock speed and delay you are expecting.

    I cant think of a quick answer that i could provide and hence looking for additional details.

    Regards,

    Sreenivasa