Hello,
A customer pointed out that the TRM on our website for MSPM0L is missing the CFGBASE register which has the settings for RRI and OPA GBW.
Can we confirm that:
A. This functionality is present in production silicon
B. The register is present as defined in previous versions of the TRM (specifically REV B)?
Munan
