• State TI Thinks Resolved
  • Locked Locked
  • Replies 6 replies
  • Answers 2 answers
  • Subscribers 30 subscribers
  • Views 404 views
  • Users 0 members are here
Support feedback
Options
Options
Related

This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

AM2634-Q1: Core clock frequency

Sue A
Intellectual 290 points
Part Number: AM2634-Q1
Other Parts Discussed in Thread: SYSCONFIG

Hi TI Expert,

How to configure the core clock frequency to a desired frequency (for example 300MHz)?

Thanks in advance!

  • 0
    TI__Genius 15435 points

    Hi Sue,

    It is not straight forward and at the moment we haven't provided the User configuration of the Master PLL and clock tree to the User. We are planning to integratie this feature in the Sysconfig in the near future. 

    However, I can give you  the changes you can make in the GEL file (Not in the SBL) if you wish to still configure it.

    Thanks,
    G Kowshik

  • 0 in reply to Kowshik Gudimetla
    Intellectual 290 points

    Hi Kowshik,

    Thanks for your response.
    Yes, please share the steps to configure it in GEL file. 
    Also, could you please share the steps and API to use if I were to configure it in code? or share the link to the documentation if available?

    Thank You!

  • 0 in reply to Sue A
    TI__Genius 15435 points
    Sue A said:
    Yes, please share the steps to configure it in GEL file. 

    Please change this line in the AM263_PLL.gel under the path /home/kowshik/ti/ccs1210/ccs/ccs_base/emulation/gel/AM263x/AM263_PLL/AM263_PLL.gel

     

    Sue A said:

    Also, could you please share the steps and API to use if I were to configure it in code? or share the link to the documentation if available?

    Unfortunately we do not have that information available for public right now and it is not recommended to change the core frequency like this as incorrect configuration of the PLL can lead to fatal effects to the SoC.

    Thanks,
    G Kowshik

  • 0 in reply to Kowshik Gudimetla
    Intellectual 290 points

    Thank you, Kowshik.

    I have a follow up question just for my better understanding - 
    what is the difference between the core clock frequency changed in GEL file above and the clock configuration in SysConfig?
    If I change the clock frequency in SysConfig, where does this clock frequency change affect?

    Thank you!

  • 0 in reply to Kowshik Gudimetla
    TI__Genius 15435 points

    Hi Sue,

    I missed one more change, you need to update the divider value to get the 300Mhz to the core

  • 0 in reply to Sue A
    TI__Genius 15435 points

    Hi Sue,

    Sue A said:

    I have a follow up question just for my better understanding - 
    what is the difference between the core clock frequency changed in GEL file above and the clock configuration in SysConfig?
    If I change the clock frequency in SysConfig, where does this clock frequency change affect?

    Thank you!

    That Clock is actually not the Core clock. If you look at the long description of this module, it is basically a timer module that can be used as SysClk (as in Cortex-M controllers which have native sysclk timer) please don't confuse it to the Core Clock or Clock tree.

    Thanks