• State
  • Locked Locked
  • Replies 1 reply
  • Subscribers 31 subscribers
  • Views 206 views
  • Users 0 members are here
Support feedback
Options
Options
Related

This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

TMS570LC4357: Missing description of NMPU register

Gary Lu
Intellectual 1660 points

Part Number: TMS570LC4357

Hello，

During the use of MPU, it was found that there are two descriptions in the manual that cannot be found in the register description. Please help to confirm:
1,
In the description of the NMPU chapter, it is mentioned that when the NMPU lock step comparison error occurs, the DIAGERR in the MPUERRSTAT register can be set to 1. However, after querying the description of the MPUERRSTAT register, it was found that there is no description of the DIAGERR bit in the register field.

2. The MPUREGAM0-7, MPUYREGTA0-7, and MPUREGMT0-7 described in the MPUREGNUM register are not mentioned in the register field and NMPU context.

Regards，

Gary

  • 0
    TI__Guru* 77146 points

    Hi Gary,

    Gary Lu said:
    1,
    In the description of the NMPU chapter, it is mentioned that when the NMPU lock step comparison error occurs, the DIAGERR in the MPUERRSTAT register can be set to 1. However, after querying the description of the MPUERRSTAT register, it was found that there is no description of the DIAGERR bit in the register field.

    The lockstep is implemented for address masking, address translation, and mode translation. If there is a lockstep comparison error, the ERRFLG in MPUERRSTAT register will be set. But DIAGERR is not implemented.

    For more details refer below old thread:
    (19) TMS570LC4357: NMPU lockstep feature / Registers called in SNPU563A - Arm-based microcontrollers forum - Arm-based microcontrollers - TI E2E support forums

    Thanks for pointing out this typo in TRM, we will take corrective action for this.

    Gary Lu said:
    2. The MPUREGAM0-7, MPUYREGTA0-7, and MPUREGMT0-7 described in the MPUREGNUM register are not mentioned in the register field and NMPU context.

    I searched for these registers in old threads and register header files but i don't find the description for these registers.

    So please give me some time to discuss with internal team on this.

    --

    Thanks & regards,
    Jagadish.