This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

AM2434: Alternativ 2nd Independent Crystal/Oszillator/Clock generation for M4 in safety realisation

Part Number: AM2434

Our hardware designer would like to prepare an needed (for safety reasons) independent 2nd crystal (crystal oscillator) on the TI Sitara.
With the current description in the TRM SPRUIM2E an independent clock was not directly recognizable. 
Is there perhaps already a solution or example for this?

Thank you

  • Hello Oliver,

    I'm not certain I fully understand the question at hand. Is the idea to have a unique crystal for the M4 core that is sourced separate from the R5F so there is one crystal driving the R5F clocking and a second driving the M4 clocking? Or is it more to have a redundant design with a second crystal that can be used if the primary fails?

    Best Regards,

    Ralph Jacobi

  • Both approaches are not exactly applicable to our request.
    We have also carried out further intensive research in the TRM. There is at our mentor symbol the unused input
    MCU_SPI1_CS1 (normally the 2nd ChipSelect for MCU_SPI). Exactly at this pin B7 an external oscillator can be connected
    which is connected to internal timer structures.
    This is exactly what we were looking for, but we did not recognize it immediately because of the mentor symbol we do not know immediately. We use this B7 now optionally, if no further independent clock source is present (assembly option).

    a) MCU + Main Takt (Pin B20, C21), with Quarz XI, XO, 25 MHz
    b) Optional independent dynamic monitoring via internal timer structures (pin B7), using a quartz oscillator