This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

AM2432: SRAM access

Part Number: AM2432

[日本語]
 SRAMのアクセスを行いたいですが、リージョン毎にテーブルエントリが分かれているのでしょうか?
  ex) lbco &r2, ICSS_RAT_REGION3_CONST, 100, 32
    (SRAMのリージョン3に相当する場所のオフセット100バイト目から32バイトを読み込む) [pru_constant_defines.h]
   [pru_constant_defines.h]
   .asg c15, ICSS_RAT_REGION0_CONST ;0x6000_0000
   .asg c16, ICSS_RAT_REGION1_CONST ;0x7000_0000
   .asg c17, ICSS_RAT_REGION2_CONST ;0x8000_0000
   .asg c18, ICSS_RAT_REGION3_CONST ;0x9000_0000
   .asg c19, ICSS_RAT_REGION4_CONST ;0xA000_0000
   .asg c20, ICSS_RAT_REGION5_CONST ;0xB000_0000
   .asg c23, ICSS_RAT_REGION6_CONST ;0xC000_0000
   .asg c29, ICSS_RAT_REGION7_CONST ;0xD000_0000
   .asg c30, ICSS_RAT_REGION8_CONST ;0xE000_0000
   .asg c31, ICSS_RAT_REGION9_CONST ;0xF000_0000

[English]
 I would like to access SRAM, but are there separate table entries for each region?
  ex) lbco &r2, ICSS_RAT_REGION3_CONST, 100, 32
    (Read 32 bytes from the 100th byte offset of the location corresponding to SRAM region 3)
   [pru_constant_defines.h]
   .asg c15, ICSS_RAT_REGION0_CONST ;0x6000_0000
   .asg c16, ICSS_RAT_REGION1_CONST ;0x7000_0000
   .asg c17, ICSS_RAT_REGION2_CONST ;0x8000_0000
   .asg c18, ICSS_RAT_REGION3_CONST ;0x9000_0000
   .asg c19, ICSS_RAT_REGION4_CONST ;0xA000_0000
   .asg c20, ICSS_RAT_REGION5_CONST ;0xB000_0000
   .asg c23, ICSS_RAT_REGION6_CONST ;0xC000_0000
   .asg c29, ICSS_RAT_REGION7_CONST ;0xD000_0000
   .asg c30, ICSS_RAT_REGION8_CONST ;0xE000_0000
   .asg c31, ICSS_RAT_REGION9_CONST ;0xF000_0000

  • There is PRU internal RAM and external RAM.

    C16 -> external MSRAM (2MB, 8x 256 banks)

    C24 -> internal 8KB DRAM0

    C25 -> internal 8KB DRAM1

    C28 -> ICSS 64kB shared RAM

    LBCO and SBCO has additional 16 bit offset which can be given as immediate value or register reference.

    Example:

    LBCO &r2, C28, 0x100, 32   ; loads 32 byte from ICSS 64kB shared RAM at offset 0x100 into PRU register file starting from r2.