MSPM0G3507: Errata : CPU_ERR_01

Yutaka Kawabata

Prodigy 90 points

Part Number: MSPM0G3507

Hi,

I'm using driverlib in part. Are the following issues addressed by the latest driverlib currently available?

Errata : CPU_ERR_01

Title: CPU cache content can get corrupted

Revision : B

Details "Cache corruption can occur when switching between accessing Main flash memory, and other memory regions such as NONMAIN or Calibration data areas."

Workaround

Use the following procedure to access areas outside main memory safely:

1. Disable the cache by setting CTL.ICACHE to "0".

2. Perform needed access to memory area.

3. Re-enable cache by setting CTL.ICACHE to "1

Also related to this problem, I couldn't find where the calibration data area was.

In particular, I would like to check whether the address of the calibration data for the built-in thermometer used by driverlib is correct.

Related function :

dl_sysctl_mspm0g1x0x_g3x0x.h

DL_SYSCTL_getTempCalibrationConstant

over 2 years ago

0 Johnson He over 2 years ago

TI__Mastermind 30386 points

Hi Yutaka,

Try use memory browserfunction to see this calibration value:

Thanks!

Best Regards

Johnson

0 Yutaka Kawabata over 2 years ago in reply to Johnson He

Prodigy 90 points

Thank you. I found the calibration data of temperature sensor.

I have two questions.

1. The CPU_ERR_01 of the errata were not addressed in driverlib. Do you have any plans for countermeasures?

2. Is the calibration area of this device only TEMP_SENSE0?

0 Johnson He over 2 years ago in reply to Yutaka Kawabata

TI__Mastermind 30386 points

Hi Yutaka,

For Q1, I will to check with software team for this question and feedback soon.

For Q2: You can find all calibration value in TRM: FACTORREGION Register

Thanks!

Best Regards

Johnson

+1 Johnson He over 2 years ago in reply to Yutaka Kawabata

TI__Mastermind 30386 points

Hi Yutaka,

For Q1, now we dind't fix this issue in SDK, we are plan how to address this issue in next version SDK.

Now you can try to disable Cache before access trim value:

CPUSS->CTL = CPUSS_CTL_PREFETCH_ENABLE | CPUSS_CTL_ICACHE_DISABLE | CPUSS_CTL_LITEN_ENABLE;  // Disable cache
// access trim value here
CPUSS->CTL = CPUSS_CTL_PREFETCH_ENABLE | CPUSS_CTL_ICACHE_ENABLE | CPUSS_CTL_LITEN_ENABLE;  // enable cache

Thanks!

Best Regards

Johnson

Arm-based microcontrollers

Arm-based microcontrollers forum

MSPM0G3507: Errata : CPU_ERR_01