It seems like it is as simple as:
- Loading both CPU1 and CPU2 cores with the same CPU1-project out-file
- Setting MSS_R5SS0_CONTROL.Lock_Step to 1?
I tried this, and MSS_R5SS0_STATUS_REG.Lock_Step still read 0.
Is there something else I am missing?
Thanks,
Jim