Our system uses TIMA PWM outputs to drive the gates on high current FETs and it would be helpful to force these PWMs low whenever the CPU hits a breakpoint on the debugger. Does such a feature exist for TIMA PWMs? I only see the usual FREE/SOFT bits in the PDBGCTL register which affect the overall peripheral behavior during a halt.
-
Ask a related question
What is a related question?A related question is a question created from another question. When the related question is created, it will be automatically linked to the original question.
