• State Resolved
  • Locked Locked
  • Replies 2 replies
  • Subscribers 30 subscribers
  • Views 182 views
  • Users 0 members are here
Support feedback
Options
Options
Similar topics

This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

AM2732-Q1: Can AM2732 output clock frequencies of 150MHz or 200MHz?

Simon wang
Prodigy 150 points
Part Number: AM2732-Q1
Other Parts Discussed in Thread: AM2732

Can AM2732 output clock frequencies of 150MHz or 200MHz?

I need AM2732 to provide a reference clock for a high-speed parallel interface of an external device. I noticed that AM2732 does have some clock output pins. What is the frequency range of these clock outputs?

  • +1
    TI__Prodigy 460 points

    Hi Simon,

    Apologies for the delay.

    PAD_DF(Ball number J1) of AM273, can be routed to have MCU_CLKOUT. This PAD_DF is connected to Connector J7, Pin 4 on the TMDS273GPEVM.

    For 200MHz to be routed to this PAD_DF(Ball number J1), please configure the below registers.

    • To Pinmux PAD_DF to MCU_CLKOUT, please set 0x020C014C to 0x06.
    • To select source clock for MCU_CLKOUT as 200MHz (from DPLL_CORE_HSDIV0_CLKOUT2 which is 400MHz should get divided by 2 so that 200MHz clock will be generated). For that first, please set MCUCLKOUT_CLK_SRC_SEL register with address 0x0214001C to 0x222.
    • Next please write 0x222 to MCUCLKOUT_DIV_VAL register with address 0x02140048
    • To ungate the clock set MCUCLKOUT_CLK_GATE register with address 0x02140088 to 0x0.

                                                          

    PAD_BA(Ball number F1) of AM273, can be routed to have OBS_CLKOUT. For 150MHz to be routed to this PAD_BA(Ball number F1), please configure the below registers.

    • To Pinmux PAD_BA to OBS_CLKOUT, please set 0x020C0068 to 0x02.
    • To select source clock for OBS_CLKOUT as 150MHz (from DPLL_DSP_HSDIV0_CLKOUT1 which is 450MHz should get divided by 3 so that 150MHz clock will be generated). For that first, please set OBSCLKOUT_CLK_SRC_SEL register with address 0x02140024 to 0x222.
    • Next please write 0x333 to OBSCLKOUT_DIV_VAL register with address 0x02140050
    • To ungate the clock set OBSCLKOUT_CLK_GATE register with address 0x02140090 to 0x0.

                                                                 

    Frequency ranges are shown in the figure below.

                                                                

    Best Regards,

    Narayanarao Puli

  • 0 in reply to Narayanarao Puli
    Prodigy 150 points

    Amazing answer， thank you very much