Hi,
I have an application requirement to sleep ("doze") the TMS570 and wake up on a break condition on the SCI port. It was my understanding that this could be done, but there are some slides I saw in this presentation:
http://processors.wiki.ti.com/images/0/0c/TMS570_MCU_1Day_Training_2011_Part1.pdf
that suggests otherwise. In particular, slide 47 shows all clock domains are off except the HFO, Internal LFCLK, and RTI clock. Back in the TMS570 data sheet, section 2.6.1, I found this in the sequence to enter Doze mode:
"Software writes to the clock domain disable register (CDDIS) to disable the GCLK (CPU clock), HCLK (system clock), VCLKP (peripheral VBUS clock), VCLK2 (peripheral VBUS clock2), VCLKA1(asynchronous peripheral VBUS clock1), and VCLKA2 (asynchronous peripheral VBUS clock2). All these domains must be disabled in order for the device to be in doze mode."
So, it sounds like if we don't actually turn off the clock to the SCI (VCLKP?) then we don't actually enter Doze mode. There is some wording in section 13.7 for SCI low power mode that might be relevant, but I'm not sure. If we put the SCI in low power mode, then shut VCLKP off to allow entering in to Doze mode, then will the micro wake on the break condition on the SCI?
Thanks,
Marco