Hi BU,
Can the program in R5 core directly use the PRU-ICSSM's RAM to store data and codes? If true, will the execution performance degrades a lot?
Regards,
Will
This thread has been locked.
If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.
Hi BU,
Can the program in R5 core directly use the PRU-ICSSM's RAM to store data and codes? If true, will the execution performance degrades a lot?
Regards,
Will
Hi Will,
Can the program in R5 core directly use the PRU-ICSSM's RAM to store data and codes? If true, will the execution performance degrades a lot?
Yes R5F can directly access the ICSS RAM. To use the RAM one will need to make sure that ICSS has clock enabled.
For details on latency calculation refer: (+) [FAQ] PRU: How do I calculate read and write latencies? - Processors forum - Processors - TI E2E support forums