This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

DCAN Parity RAM Location and format

Hello,

I couldn't find the OFFSET [Address range] as well as FORMAT of the DCAN Parity RAM Area within TRM.

Please help with some more information about the location [address] of DCAN Parity RAM Area.

Thank you.

Regards

Pashan

 

  •  Hi Pashan,

    The section  "Addressing Message Objects in RAM" in TRM must have the informations on RAM offset, RAM representation in different modes with Parity locations.

    Please let me know if you have more questions, If you got your question answered please select "Verify Answer"..

    Best Regards
    Prathap

     

     

  • Prathap,

    Parity Bits [0:4] location I found.

    Which 32-Bit ofr each Message Object is mapped to which Parity Bit of [0:4]?

    Please provide me with that information.

    Thank you.

    Regards

    Pashan

     

  • The mapping should be as following:

    • Message Address 0x04  is Partiy bit 3
    • Message Address 0x08  is Partiy bit 4
    • Message Address 0x0C is Partiy bit 2
    • Message Address 0x10  is Partiy bit 1
    • Message Address 0x14  is Partiy bit 0

    Regards,

    Matthias