• State TI Thinks Resolved
  • Locked Locked
  • Replies 1 reply
  • Answers 1 answer
  • Subscribers 31 subscribers
  • Views 266 views
  • Users 0 members are here
Support feedback
Options
Options
Related

This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

TMS570LS3137: TMS570LS3137 MRAM MR25H40 Configuration

Ataberk Taşçığlu
Prodigy 41 points
Part Number: TMS570LS3137


The clock should continue as long as the cs pin is low, but the clock continues only for the duration of the message we sent. Can you help with the spi configuration required for this situation?

  • 0
    TI__Guru 73691 points

    Hi Ataberk,

    Ataberk Taşçığlu said:
    The clock should continue as long as the cs pin is low, but the clock continues only for the duration of the message we sent.

    The clock from master will be generated till the data gets shift out of the Master out line only. If you want to generate the more clock, then you should need to send some dummy bytes.

    And same thing applicable for CS line as well, the CS line will be in active until the data gets shift out of the master out line. If you want CS to be active more time, than we should send some dummy data from the master.

    --
    Thanks & Regards,
    Jagadish.