This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

TMS470R1B768: TMS470R1B768

Part Number: TMS470R1B768
Other Parts Discussed in Thread: TMS570LC4357

Tool/software:

 tms570lc4357.pdf

Dear TI Team,
Hello it's Maryam business development of Rotech-Group, I hope this email finds you well. I am currently working on designing an open-source RISC-V processor. As part of this project, I am in need of a JTAG IP module for debugging purposes to fabricate beside my processor.
After researching available options, I came across your company's JTAG IP module, and I am impressed by its features and compatibility with RISC-V architectures. I believe that your module would be an excellent fit for my project.
Could you please provide me with the following information:
1. Pricing details for the JTAG or SW-DP IP module (in verilog or vhdl format for ASIC design flow )
2. Licensing terms (e.g., perpetual license, subscription-based)
3. Technical documentation or user guide
4. Availability and estimated delivery time
Additionally, if there are any evaluation licenses or trial versions available, I would appreciate the opportunity to test the module before making a final decision.
Thank you for your attention to this matter. I look forward to hearing from you soon.


Best regards
Maryam
Website: www.rotech-group.com

Phone number/WeChat/WhatsApp: 008613122402442

-----------------------------------------

AS an Electronic engineer that designs CPU core architecture I need IEEE 1149.1 JTAG BOUNDARY SCAN IP MODULE in verilog or vhdl format to fabricate with my CPU core that supports jtag port

Please receive attached file.

I circled the item that I want with red line.

Looking forward to hear from you 

  • Hi,

      We don't sell IP in any forms (e.g. verilog or VHDL). Arm Coresight components you refer to is an IP from Arm Holding PLC. For a general JTAG that conforms to IEEE1149, it should be a matter of implementing a state machine as follows. You can do some online search and I will not be surprised you can find many VHDL/Verilog examples to implement the TAP. For IEEE 1149 spec, you can visit the official website. https://standards.ieee.org/ieee/1149.1/4484/