This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

AM2432: Could Single SDFM CLK Connect 3 Delta-Sigma ADC

Part Number: AM2432

Tool/software:

Hi TI Experts,

Customer wants to know in our AM24x PRU-ICSSG module, could Single SDFM CLK Connect 3 Delta-Sigma ADC?

Thanks,

Kevin

  • Hi kevin,

    Customer wants to know in our AM24x PRU-ICSSG module, could Single SDFM CLK Connect 3 Delta-Sigma ADC?

    Can you please share more information? Do they want to use single sd clk for 3 sdfm channels?

    Thanks & regards,

    Achala Ram

  • Hi Achala,

    Yes that is true, they want to use single sd clk for 3 sdfm channels, and each channel connects to a delta-sigma adc.

    Thanks,

    Kevin

  • Customer wants to know in our AM24x PRU-ICSSG module, could Single SDFM CLK Connect 3 Delta-Sigma ADC?

    Yes Kevin,

    There are three ways to source the clock in the sdfm module.

    1. pr<k>_pru<n>_sd8_clk (SD8_clk): common clock source for all 9 SDFMs, all sdfm examples using SD8_clk as clock source.
    2. pr<k>_pru<n>_sd<i>_clk:   independent clock source for each SDFMs
    3.  pr<k>_pru<n>_sd0_clk for sd0, sd1, and sd2;   pr<k>_pru<n>_sd3_clk for sd3, sd4, and sd5;  pr<n>_pru<k>_sd6_clk for sd6, sd7, and sd8
      1. pr<k>_pru<n>_sd0_clk :  same clock for all three SDFMs (0-2)
      2. pr<k>_pru<n>_sd3_clk : same clock for next three SDFMs(3-5)
      3. pr<k>_pru<n>_sd6_clk : same clock for next three SDFMs(6-8)

    Please see the section: 4.5.2.2.3.5.1 in TRM for Sigma Delta clock GPIOs mapping for more details

    Thanks & Regards,

    Achala Ram