Tool/software:
The TRM refers to spruim2g.pdf.
Regarding TRM "8.1.4.3.1 ECC Cache", I do not understand the relationship between SDRAM and ECC Cache.
I would like to know the outline of ECC Cache for SDRAM.
Thank you in advance.
This thread has been locked.
If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.
Tool/software:
The TRM refers to spruim2g.pdf.
Regarding TRM "8.1.4.3.1 ECC Cache", I do not understand the relationship between SDRAM and ECC Cache.
I would like to know the outline of ECC Cache for SDRAM.
Thank you in advance.
Hello ,
I am looking at your queries and you may expect reply in one or two days .
Regards,
Anil.
Hello ,
AM423X devices have cache memory.
So, when the CPU wants to read data from MSRAM/DDR they read from the cache to improve the read/write performance.
Similarly, DDR inline ECC bits are stored in the ECC cache. So, will read / write ECC bits instead of DDR reads from Cache to improve performance.
Regards,
Anil.