This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

AM2431: There is something unclear about TRM "9.1 Interrupt Architecture"

Part Number: AM2431

Tool/software:

The TRM refers to spruim2g.pdf.

In the explanation of the MAIN domain GPIO interrupt router (GPIOMUX_INTRTR0) in "9.1 Interrupt Architecture" in the TRM, it says "Supported by dedicated MAIN domain GPIO muxing that provides virtualization."

Regarding the above sentence, I am unclear about what "dedicated MAIN domain GPIO muxing that provides virtualization" means.

Therefore, I would like to know the specific details of "dedicated MAIN domain GPIO muxing that provides virtualization."

Thank you in advance.

  • Hi 

    I am looking at your query. Please expect reply in a day or two.

    Regards,

    Tushar

  • Hi,

    Thanks for your patience.

    Therefore, I would like to know the specific details of "dedicated MAIN domain GPIO muxing that provides virtualization."

    The output lines of the GPIOMUX interrupt router are a shared between the cores with a dedicated connection to the each core. Although many output pins are available for the GPIO MUX, only the resource pins that are allocated in the board configuration are available for use.

    As you can see in the TRM, there are output lines numbered from 0 to 15 which are dedicated to R5FSS0-0/1/2/3 & GICSS0.

    Output lines 16 to 17 are connected to DMASS_INTRAGGR0, 18 to 23 are connected to PRU_ICSSG0 and so on.

    Please refer section 9.3.2.2 GPIOMUX_INTRTR0 Integration of TRM.

    Please refer below image for details.

    Regards,

    Tushar