• State
  • Locked Locked
  • Replies 1 reply
  • Subscribers 30 subscribers
  • Views 186 views
  • Users 0 members are here
Support feedback
Options
Options
Related

This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

MSPM0G3107: Operating Condition

Kenley
Intellectual 1755 points
Part Number: MSPM0G3107

Tool/software:

Hi team,

①What are the performance/functional limitations when operating at VDD = 1.8 V or 2.5 V (in the range of 1.62 V to 2.7 V)?

②The test condition for p.37 (7.17 SPI) on mspm0g3107.pdf data sheet stated that "2.7 < VDD < 3.6V and maximum clock speed > 64MHz",
whereas "1.62 < VDD < 2.7V and maximum clock speed > 48MHz".
Does this mean that the system clock cannot be used at a frequency higher than 64MHz if it is 1.62 < VDD < 2.7V?

③Are there any other restrictions when using at 1.8V or 2.5V?

Thank you,

Kenley

  • 0
    TI__Expert 8435 points

    Hi Kenley,

    1,3. The MSPM0G3107 could operate when CDD is 1.8 V or 2.5 V. There are two things you could pay attention to :

    •  If the BOR supervisor function is used, pay attention to the threshold seting. Refer to MSPM0G3107 datasheet 7.6 Power Supply Sequencing and TRM   2.2.3 Supply Supervisors.
    • If MCU work at 1.8V, make sure the drive strength of the supply is enough and the voltage will not drop blow 1.62V as the load increases.

    2. The test conditions in datasheet just state a condition configuration. It is not mean that the system clock cannot be used at a frequency higher than 64MHz if it is 1.62 < VDD < 2.7V.

    Regards,

    Pengfei