• State
  • Locked Locked
  • Replies 1 reply
  • Subscribers 31 subscribers
  • Views 162 views
  • Users 0 members are here
Support feedback
Options
Options
Related

This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

Original question:

Compiler/TMS570LS0432: ADC SAMPLE using interrupt

TMS570LS0432: Disabling Interrupt

Sreekanth Reddy Challa
Expert 1320 points
Part Number: TMS570LS0432


Tool/software:

Hi,

I am using TMS570LS0432 in my design.    I have an use case where the SW breifly disables the interrupt using using VIM register as shown in the below code.

static inline void VimDisableInterrupt(uint32 channel)
{
    if (channel >= 64U)
    {
        vimREG->REQMASKCLR2 = (uint32)1U << (channel-64U);
    }
    else if (channel >=32U)
    {
        vimREG->REQMASKCLR1 = (uint32)1U << (channel-32U);
    }
    else if (channel >= 2U)
    {
        vimREG->REQMASKCLR0 = (uint32)1U << channel;
    }
    else
    {
        /* Empty */
    }
}
This is done very breifly and is enabled right away after few lines of code. If an event occured that causes an interrupt during the disable period, will it still be registered by the CPU once it is enabled again?   Looking forward to your response. 
Best Regards,
Sreekanth Challa
 
  • 0
    TI__Guru 72886 points

    Hi Sreekanth Reddy,

    Sreekanth Reddy Challa said:
    This is done very breifly and is enabled right away after few lines of code. If an event occured that causes an interrupt during the disable period, will it still be registered by the CPU once it is enabled again?

    Yes, it is registered by CPU once it is enabled again.

    This is because we are not disabling the interrupt at peripheral right, so once the peripheral completes its interrupt allocated operation it raises the interrupt flag. So, once CPU enabled VIM again this interrupt will be processed by the CPU.

    For example, consider ADC:

    Let's assume we disabled the VIM interrupt for ADC but still we enabled the interrupt in peripheral level, so once the ADC performs its conversion it will raise the interrupt at peripheral level, and this interrupt flag will get cleared only in corresponding handler routine. So, once you enabled the interrupt at VIM this pending interrupt will immediately get push into the VIM and VIM will trigger the CPU to process the corresponding interrupt.

    --
    Thanks & regards,
    Jagadish.