• State TI Thinks Resolved
  • Locked Locked
  • Replies 1 reply
  • Answers 1 answer
  • Subscribers 31 subscribers
  • Views 151 views
  • Users 0 members are here
Support feedback
Options
Options
Related

This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

MSPM0G1507: UART: internal clock question

HS FAE Germany
Mastermind 32400 points
Part Number: MSPM0G1507


Tool/software:

Hi,
I want to configure the UART and see in the block diagram in chapter "18.1.3 Functional Block Diagram" 3 possible clock sources: SYSCLK, MFCLK, LFCLK.
Then in chapter "18.2.1 Clock Control" the SYSCLK is not mentioned but then BUSSCLK. This is confusing.
The SYSCLK and BUSSCLK are not mention in the chapter "2.3 Clock Module (CKM)". Why?

Regards, Holger