Tool/software:
Hi,
I have a single core application that will be run on the R5FSS0 in lockstep mode. I want to disable the cores on R5FSS1. Could you please specify how I can disable cores on R5FSS1 in customized SBL?
Thanks,
Pouya
This thread has been locked.
If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.
Tool/software:
Hi,
I have a single core application that will be run on the R5FSS0 in lockstep mode. I want to disable the cores on R5FSS1. Could you please specify how I can disable cores on R5FSS1 in customized SBL?
Thanks,
Pouya
Hi Pouya
you can refer to this faq on how to enable lockstep mode
e2e.ti.com/.../faq-am2634-how-to-choose-setup-the-dual-core-with-lockstep-feature
Also by default the cores are in a reset state, so as long as you do not initialize them they would be disabled.
so in you sbl you can just chose not to initialize the r5ss1.
let me know if you know more info
Hi Nilabh,
Thank you for your prompt response.
Can you please elaborate on the steps required to initialize a core?
According to AM263X Datasheet section 7.11.2.1.1, sometime after the de-assertion of PORz the R5F cores are unhalted. It seems like all cores not just R5FSS0_0 core. Also, according to AM263X tech reference manual section 6.2.2.1 at the end of power up sequence the internal reset to CPU is released. Do these statements mean the cores are out of reset state at the end of power up sequence and when we get to RBL and SBL?
Thanks,
Pouya
Hi Pouya,
Please refer to the SBL OSPI code located at:
C:\ti\mcu_plus_sdk_am263x\examples\drivers\boot\sbl_qspi\am263x-cc\r5fss0-0_nortos\main.c
Please refer to the code in SDK for insight on how to program individual core and let me know in case if you need further more info.