This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

AM2632: Pin discrepancies between datasheet and sysconfig

Part Number: AM273x (accidently mistagged as AM263x in the title)

Tool/software:

Hi,

I noticed some discrepancies between the pin attributes table in the AM273x datasheet (SWRS245 rev B) and the JSON data in the latest SYSCONFIG (1.23.1.4034):

1. Two pins have major differences in the signals listed for several of their mux modes. I think SYSCONFIG is correct here and the datasheet is wrong, but this should of course be verified.

ZCE ball NZN ball ball name mux mode signal (datasheet rev B) signal (sysconfig 1.23.1.4034)
K19 H15 MSS_RGMII_TCLK 1 MSS_MII_RXD3 MSS_MII_TXCLK
K19 H15 MSS_RGMII_TCLK 3 MSS_RGMII_RD3 MSS_RGMII_TCLK
K19 H15 MSS_RGMII_TCLK 4 RCSS_MCASPB_ACLKX RCSS_MCASPB_AHCLKX
K19 H15 MSS_RGMII_TCLK 5 RCSS_I2CB_SDA RCSS_I2CA_SDA
- B9 RCSS_MCASPA_DAT12 2 MSS_GPIO_4 MSS_GPIO8
- B9 RCSS_MCASPA_DAT12 3 - DSS_UARTA_TX
- B9 RCSS_MCASPA_DAT12 5 RCSS_ECAPA_CAPIN_PWMO -

2. The HW_SYNC_FE1/FE2 and FE1/FE2_REF_CLK signals have pins named after them and also can be muxed to various other pins according to sysconfig, while the datasheet only briefly describes these signals (in Table 7-1) but does not list them as mux options in the pin attributes table. I'm not sure if these radar front-end signals are intentionally omitted (with table 7-1 being an oversight), but at least the HW_SYNC signals should probably be listed in the datasheet since the TRM documents alternate (not radar front-end related) uses for these signals, specifically as GPADC trigger input and as MCAN filter event output.

3. There are also some minor cosmetic differences in signal names between sysconfig and the datasheet that should perhaps be harmonized for consistency:

datasheet sysconfig
MSS_EPWMxn MSS_EPWMx_n x = A/B/C, n = 0…1
MSS_GPIO_n MSS_GPIOn n = 0…31
MSS_QSPI_Dn MSS_QSPI_n n = 0…3
RCSS_GPIO_n RCSS_GPIOn n = 32…63