• State
  • Locked Locked
  • Replies 5 replies
  • Subscribers 30 subscribers
  • Views 244 views
  • Users 0 members are here
Support feedback
Options
Options
Related

This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

TMS570LS3134: TMS570LS3134: Efuse Single bit error and ESM

Samet Varan
Prodigy 80 points
Part Number: TMS570LS3134

Tool/software:

Hello,

I am trying to get group 1 channel 40 Efuse controller error by efuse single bit error. 

I do the following steps respectively:

1. Enable group 1 channel 40 interrupt

2. Set interrupt level of group 1 channel 40 as high

3. Set bit 20 "EFC Single Bit Error" in EFCBOUND.

4. Set bit 16 "Single Bit Error OE" in EFCBOUND.

No interrupt occurs for Group 1 Channel 40. But when I read the bit 12 "EFC Single Bit Error" in EFCPINS, it appears "1" which means  "A single bit error was detected and corrected".

Could you please help me about it ?

Thank you.

  • 0
    TI__Guru 70621 points

    Hi Samet,

    My apologies for the delayed response, i was off for some days, so i didn't get any time to work on this issue.

    We have diagnostic library code for Efuse self-test as well.

    In this diagnostic library code, we have an API called "SL_SelfTest_Status_EFuse", in this API we are triggering Efuse error that is Group1.40 and verifying the test.

    So, please use this as a reference to create Efuse ESM error.

    You can download diagnostic library code from below link:

    SAFETI_DIAG_LIB Driver or library | TI.com

    --
    Thanks & regards,
    Jagadish.

  • 0 in reply to jagadish gundavarapu
    Prodigy 80 points

    Hi Jagadish,

    I downloaded and added API to my project. But I could not trigger  Efuse error that is Group1.40. So according code pieces about efuse on your screenshot " 0==(sl_esmREG->SR4[0] &(GET_ESM_BIT_NUM(ESM_G1ERR_EFUSE_ERR_OTHER)|GET_ESM_BIT_NUM(ESM_G1ERR_EFUSE_SELTEST_ERR)))) " shows that Efuse not triggered. Because sl_esmREG->SR4[0] bits of 8 and 9 are controlled and expected 0. It means ESM error not generated.

  • 0 in reply to Samet Varan
    TI__Guru 70621 points

    Hi Samet,

    I created example project and it is working fine for me:

    As you can see i got both Efuse errors that is ESM1.40 and ESM3.1 and ESM1.41 errors like as shown above.

    Please try to test with below project once:

    EFUSE_SELF_TEST_STUCK_AT_ZERO_LS3137.zip

    --
    Thanks & regards,
    Jagadish.

  • 0 in reply to jagadish gundavarapu
    Prodigy 80 points

    Hi Jagadish,

    I already generated the errors that you generated.  Stat4= 0x200 means group 1.41 and Stat3 = 0x2 means group3.1. I am trying to generate only group 1 channel 40. I need to get Stat4= 0x100 that means group 1.40. I am shared below what I want in the reference manual.

  • 0 in reply to Samet Varan
    TI__Guru 70621 points

    Hi Samet,

    I didn't see any negative test case to trigger group 1.40, i could only see the positive test case related to it.

    As you can ee if we perform efuse ECC logic self-test procedure that i shared in above pic, this procedure should not create any group 1.40 or group 1.41 as we didn't get any error bit in the ESM error status register bits 4 to 0.

    If there is any error, then this test case should trigger both 1.40 and 1.41 like as highlighted in below table. As in our case there is no errors, so it didn't trigger any of them.

    So, i think we can only do the positive side of testing for 1.40 instead of negative testing.

    --
    Thanks & regards,
    Jagadish.