This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

TMDS273EVM: CS_DAP_0 Error, the second time i debug the TMDS273EVM

Part Number: TMDS273EVM
Other Parts Discussed in Thread: CCSTUDIO

Tool/software:

Hello,

I am creating some projects in TMDS273EVM Rev C.

I use the board in NO BOOT mode with CCS 20.1.1 and SDK 9.2.0.52.

Im creating and debugging a simple "hello_world_am273x-evm_r5fss0-0_freertos_ti-arm-clang" project and i would like to use it as a baseline for my future work (everything default, no initialization script).

The first time i successfully debug the project, the next time i get the following error: 




When i unplug the power of the evaluation board and re plug it again, i can debug again for one time.

I have tried to lower the TCLK via the .ccxml file, with no luck.

Thank you in advance,
Kostas.

  • Hi Kostas,

    Because the AM273x has a HSM code which runs the System Firmware, a power cycle is needed to reset the AM273x SoC and EVM to the initial state for the JTAG to work.

    Best regards,

    Ming 

  • Thank you for your fast response,

    It is extremely inconvenient to always unplug and replug the board everytime a debug session is initiated.
    Is there a way from the IDE to create a workflow to work with the board more efficiently? 

    Maybe i am doing something wrong in the debugging process? Shouldn't the evaluation board work with the IDE with the basic examples?


  • Hi,

    Would the following process help?

    You start the debugging process as usual for the first time and the second time you want to run the debugger you do the following:

    Run --> Reset --> CPU Reset

    And then you restart the debugger by clicking on the circular arrow just like in the image below.

    You then click continue again and you are able to restart the debugging process without any errors.

    Also if you make any changes on your code and hit build, I think the IDE will automatically prompt you to load the new .out file that was produced after the build.

    I don't know if this is an optimal solution. If someone from TI has anything to comment on this please let us know.

    Best regards,

    K.

  • I dont think i can re-produce a clean debugging session with these steps.
    Even if i am missing any step, its very difficult to integrate this workflow when i should debug a program many times a day.

    I am aware of the HSM module, but i expected that an IDE that fully supports an EVB, will provide a seamless debug solution.

    I would appreciate any help, that will provide me a clean workflow with this EVB, in order to further develop code with it. 

  • Hi Kostas,

    There is a way you may not need to power cycle the board every time, but you will still need to press the SW1 on the AM723x EVM. It will trigger a POR which restart the ROM bootloader. It will be equivalent to the power cycle the EVM. This is the simplest possible way to re-enable the JTAG.

    Best regards,

    Ming 

  • Hello Ming,

    Yes if i press the SW1 after each debug session, i can initiate a new one.

    However i would appreciate it if you could understand that this process cannot be performed ~20-40 (or more) times every day when i debug a program.
    Additionally this means that i must be near the EVM, and i cant work with an Ethernet debugger, or have the EVM in a Lab (not near my PC).

    I would expect that the IDE and the EVM are designed in a way that a developer can seamlessly work with this combo (CCS 20.1.1 + TMDS273EVM).
    I think that this issue is a compatibility problem with the EVM and the CCSTUDIO. Can you please investigate it or reproduce it?

    Thanks in advance,
    Kostas

  • Hi Kostas,

    I understood your point, but the only way to trigger the ROM bootloader is the Power-On-Reset (POR). You can either power cycle the EVM or press the SW1. Unfortunately, the "System Reset" in CCS will not trigger a POR for AM273x EVM. It is a known issue.

    Sorry for any inconvenience.

    Best regards,

    Ming

    1. Is this an incopatibility with the specific EVM and the IDE?
    2. Is it a general problem applying to a family of SoCs?
    3. Do you plan to resolve it in a future update?

    I am asking because if this is the solution (POR every time i initiate a debug session), i will simply choose something else to develop with, because remote and ethernet debugging is impossible. 

    Its difficult to believe that someone develops code with the workflow you describe.

    Can you reproduce this issue?

  • Hi Kostas,

    There are two issues (facts) here:

    1. "System Reset" in CCS will not trigger a POR or a warn reset for AM273x EVM. It is specific to the AM273x EVM. Other EVMs for our SoCs, "System Reset" in CCS will trigger a POR or a warn reset.

    2. Due to the HSM core and the SystemFW running on it, it is required to have a POR or warm reset before re-load the application code. This is universal across all our SoCs  

    The issue 1 is AM273x EVM specific, but the issue 2 is universal to all our SoCs. We do not have any plan to fix neither one of them. You can make your decision based on the above facts.

    By the way, you can also use a remote power relay to control power remotely.

    Best regards,

    Ming