• State Resolved
  • Locked Locked
  • Replies 2 replies
  • Subscribers 30 subscribers
  • Views 94 views
  • Users 0 members are here
Support feedback
Options
Options
Related

This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

MSPM0G3507: TIMx output delay time and interrupt delay time

GR
Genius 3186 points
Part Number: MSPM0G3507

Tool/software:

Hello,

My customer is developing with MSPM0G3507.

And they have question about TIMx event delay time.

Question1

If the PWM output using "Output control Registers", The delay time of between Compare Event and Pin Output(Hi ->Low) depends on which (TIMCLK or peripheral bus clock) clock?

In their test, the delay time is related TIMCLK. (if TIMCLK use more fast clock (change prescale value), the delay time was more less.) 

Question2

If GPIO output use compare interrupt, The delay time between Compare event and Pin output depends on periperal bus(PD0 or PD1) and CPUCLK?

I believe this delay time is const, even if change TIMCLK prescaler. Is this correct?

Thanks,

GR

  • +1
    TI__Mastermind 18397 points
    GR said:
    If the PWM output using "Output control Registers", The delay time of between Compare Event and Pin Output(Hi ->Low) depends on which (TIMCLK or peripheral bus clock) clock?

    TIMCLK.

    GR said:
    If GPIO output use compare interrupt, The delay time between Compare event and Pin output depends on periperal bus(PD0 or PD1) and CPUCLK?

    Almost correct. Power domain(PD0 and PD1) will influence the event trigger time.

    CPUCLK influence the interrupt entering time.

    It's easy to test this by comparing PWM edge and Debug GPIO set in interrupt.

    It's about 30~50  CPUCLK from my previous test result.

  • 0 in reply to Helic Chi
    Genius 3186 points

    Hi Helic,

    Thanks for your information!

    I understand.

    Best Regards,

    GR