• State TI Thinks Resolved
  • Locked Locked
  • Replies 1 reply
  • Answers 1 answer
  • Subscribers 31 subscribers
  • Views 103 views
  • Users 0 members are here
Support feedback
Options
Options
Related

This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

MSPM0G3505: Dip in Duty Cycle Expected

Yadunath R
Prodigy 10 points
Part Number: MSPM0G3505
Other Parts Discussed in Thread: SYSCONFIG

Tool/software:

Hi,

While using Timer PWM in the microcontroller saw there is some difference in the dutycycle expected,eventhough the actual duty cycle in the sysconfig file was showing as 50 but observed less than that,resulting in reduced average voltage.

Configuration

Prescale value -10

Period Count -25

Expected dutycycle  -50(also actual duty cycle)

Frequency-128000

Based on this configuraiton of the duty cycle in the oscilloscope is observed 48-49 instead of 50%.

Please do support on this matter.

Regards

Yadunath R

                        

  • 0
    TI__Mastermind 21887 points

    Set Prescale value  to 1, no divide for clock, there, you can get a higher resolution of PWM count value 250.

    By using count value 250, the digital error will be less than count value 25.

    You are using MSPM0G, you can boost CPU to 80MHz and choose a PD1 timer to get higher resolution.