Tool/software:
Hello TI Experts,
According to Table 7.16.4, the DAC has an offset error of ±20 mV without calibration or ±2 mV with calibration. Is this offset considered part-to-part variation, or can it also drift on the same device under different temperatures?
I'm trying to estimate the worst-case output error. Currently, I sum the INL, gain error (Eg), and offset error (Eo). For example, using the internal Vref and an output range from 0.3 V to 1.4 V:
Offset error (Eo): 20 mV (assuming no calibration)
INL: (1.1 V / 4096) × 2 ≈ 0.57 mV
Gain error (Eg): 1% of 1.1 V ≈ 11 mV
This gives a total worst-case error of approximately 31 mV.
Is this correct?
Thank you,
George