• State TI Thinks Resolved
  • Locked Locked
  • Replies 1 reply
  • Answers 1 answer
  • Subscribers 31 subscribers
  • Views 96 views
  • Users 0 members are here
Support feedback
Options
Options
Related

This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

AM263P4-Q1: 128 Byte Alignment

Mari Tsunoda
Expert 5726 points
Part Number: AM263P4-Q1


Tool/software:

Hi Team,

My customer was looking at the ospi_flash_io.c file.

Could you tell me why the buffer is 128Byte aligned instead of 32Byte alignment? It looks like 32Byte should be sufficient. Is there a reason for this?

Best regards,

Mari Tsunoda

  • 0
    TI__Prodigy 430 points

    Hi Mari

    The code in ospi_flash_io.c is a common code shared by other MPU devices as well, where DMA needs 128B aligned. For AM263Px, the burst size defaults to 32B and so 32B alignment is okay, however, if the EDMA burst size is increased to 128B, then in that case alignment of 128B is required. So to cover all the cases, 128B alignment is made in the driver.