This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

AM263P4: RAT region and RL2 cache clarification

Part Number: AM263P4


Tool/software:

Hello,

I'm looking at utilising the 4x available RAT regions to enable dual application images to be stored in the OSPI flash. 

However, I've got some doubts on RAT -> RL2 cache interaction. My application will be using XIP and so it's got a 128kb RL2 cache set up in OCRAM.

The TRM does provide some info:

If I have two areas in OSPI flash, e.g. region A at 0x100000 and region B at 0x200000. Say that an XIP partition of length 0x10000/64kb sits 0x20000 into each image, so for region A this starts at 0x120000, for region B at 0x220000. 

If I now enable a RL2 cache for region A (0x120000 start -> 0x130000 end address), and then enable a RAT for the 0x10000 size XIP partition from region A to region B (0x120000 -> 0x220000) - would this mean the region B XIP region (0x220000 -> 0x230000) would be able to be cached into the RL2?

From what I can understand this is not possible as the RAT takes priority over RL2 allocation.. but would be great to clarify that if possible.

If not - is there another way around this? Potentially redefining the RL2 cache start/end adress to the 'translated' adress from RAT - in this case setting up the RL2 cache for adress (0x220000 start -> 0x230000 end)? Or is RL2 caching completely unavailable for any region translated by RAT?

Thanks