Part Number: TMS570LC4357
Device / Tools
-
Device: TMS570LS4357ZWT (development board)
-
IDE/Debug: Code Composer Studio (CCS) Debug Tool (load program via debug session)
-
Observed signal: nERROR pin (active-low, external pull-up to ~3.3 V
Problem Summary
After power-on reset, the nERROR pin goes LOW early and stays LOW until I explicitly request an error-pin reset in software. I initially suspected a ROM “force error-pin” self-test, but the ESM status indicates a real Group2 error event.
What I Observed (Scope)
-
nERROR is pulled up to ~3.28 V when not asserted
-
After power-on, nERROR transitions LOW early and remains LOW for a long time
-
After my firmware calls
esmTriggerErrorPinReset(), nERROR returns HIGH
ESM Register Dump (captured in main)
At entry to main (nERROR is LOW):
EPSR=0x00000000 (pin=0) EKR=0x00000000 LTCR=0x00003E70 LTCPR=0x00003FFF
SR1=0x00000000 SR2=0x00000008 SR3=0x00000000 SR4=0x00000000 SR7=0x00000000 SSR2=0x00000008
IOFFHR=0x00000024 IOFFLR=0x00000000
Later snapshots (after reading IOFFHR once):
EPSR=0x00000000 (pin=0) EKR=0x00000000 LTCR=0x00000000 LTCPR=0x00003FFF
SR2=0x00000000 SSR2=0x00000008
After calling esmTriggerErrorPinReset():
EPSR=0x00000001 (pin=1) EKR=0x00000000 LTCR=0x00003FFF LTCPR=0x00003FFF SR2=0x00000000 SSR2=0x00000008
Interpretation So Far
-
EPSR bit0 = 0indicates ERROR pin asserted low. -
SR2 = 0x8andSSR2 = 0x8indicate Group2 Channel 3 was set at least once. -
IOFFHR = 0x24appears to match Group2 channel 3 (0x21 + 3). -
Reading
IOFFHRseems to clearSR2but notSSR2(shadow retains the event). -
After writing
ESMEKR = 0x5(viaesmTriggerErrorPinReset()), nERROR returns HIGH, butSSR2still shows the historical event.
According to the LS4357 ESM channel mapping, Group2 ch3 corresponds to:
“Cortex-R core – All fatal bus error events (commonly caused by improper/incomplete ECC values in Flash).”
Is Group2 ch3 at boot a known issue when loading/programming via CCS Debug Tool?
Best Regards,
Detrois
