Hi,
My customer would like to clarify about the jitter value of the ECLK output (@20MHz) in TMS470MF06607.
Is there any characterized data of the jitter value on ECLK of TMS470MF06607 ?
Or, is there any calculation methodology to figure out the jitter value for ECLK, like a TMS470 App. note; Impact of ZPLL Jitter on CAN Communicatio
http://www.ti.com/lit/an/spna070a/spna070a.pdf ?
Thanks and Best Regards,
KIMIZUKA
While waiting for our experts, let me clarify some points.
1, The best way to get a low jitter ECLK is to output the oscillator clock through ECLK. For example, if you want a 20MHz ECLK, then use a 20MHz crystal, and put the oscillator as the ECLK source. In this case, the ECLK jitter is dependant on the crystal that you use. Based on my experience 3 years ago on another device (same oscillator and PLL module), the ECLK jitter std value is around 10-20ps.
2. If you choose PLL as the HCLK and VCLK source, and then divide the VCLK down as the ECLK output, then the ECLK jitter is dependant on the crystal and the PLL setting. The PLL jitter can be minimized by:
NR is the input clock divider, which controls the frequency of the adjust pulse. A lower NR value means the error in PLL frequency is compensated faster, resulting in less jitter. The adjust pulse will go through a low pass filter (LF) before it applies to the VCO. The cut-off frequency of this low pass filter is controlled by the BWADJ field inPLLCTL2 register. A lower BWADJ value results in less jitter. During normal operation, any BWADJ less than 7 will be treated as 7. A Larger NF also generates less jitter.
Regards,
Haixiao
