• State
  • Replies 1 reply
  • Subscribers 31 subscribers
  • Views 31 views
  • Users 0 members are here
Support feedback
Options
Options
Related

MSPM0G3519: Regarding ADC conversion

Bhavpreeta Charan
Expert 3735 points

Part Number: MSPM0G3519

Hello experts,

If ADC Clock Source is set to ULPCLK, SYSOSC trimmed to 16MHz, and tied to ULPCLK, the A/D conversion value will return 0. 

When HFCLK is set to HFXT (16MHz) and connected to ULPCLK, the A/D conversion value will return the desired value.

Both setup are running on RUN0 and other than the difference that ULPCLK is connected from HFXT or SYSOSC, there are no other changes.

Is there a configuration that I am missing? Why is this issue occuring?

  • 0
    TI__Expert 6155 points

    Hi, can you try the following:

    1. Double check the trimmed output for correct frequency for the sysosc case
    2. Disable the 16MHz trim on sysosc and repeat the test to see if the issue persists
    3. Just to cross these off the list:
      1. try to increase the SCOMP setting to give the input signal time to settle and see if the issue persists.
      2. Try reducing the SCLKDIV to lower the sampling clock frequency and check for the issue

    Let me know if these result in the same behavior and we can narrow down the root cause of the issue from there.

    -Brian